For large design projects, verification teams are struggling to keep up with the increasing circuit densities available for chip design. ASICs have reached densities of over 3M gates. Custom chip densities are reaching 20M transistors. For very large and complex designs, engineers need to significantly increase the amount of functional verification they employ to insure correctness before they incur the time and expense of a physical prototype of the chip.

Click here for the full Application Note.

		Click here to get your listing up.