|
||||||||||||||||||||||||||||||||||
|
|
||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||
|
|
Design Flow for Multiple Power Supply Levels
This Application Note describes a recommended methodology for managing the problem of designs with multiple power supply levels.
Designs with multiple power supply levels contain blocks of standard cells of I/Os supplied by power sources at different voltage levels.
Such designs may include:
Click here for the full Application Note.
|
|||||||||||||||||||||||||||||||||
|
Copyright © 2003 ChipCenter-QuestLink About ChipCenter-Questlink |
||||||||||||||||||||||||||||||||||