In significant design projects, it is becoming accepted practice to do the initial design exploration in a general purpose programming language, typically C or C++. When this stage of the design process is finished, and the high-level design parameters have been decided upon, the resulting program must be translated into a register transfer level model in Verilog or VHDL so the design can be implemented using standard simulation and synthesis design tools.

Click here for the full Application Note.

		Click here to get your listing up.