ChipCenter Questlink
SEARCH CHIPCENTER
Search Type:
Search for:




Knowledge Centers
Product Reviews
Data Sheets
Guides & Experts
News
International
Ask Us
Circuit Cellar Online
App Notes
NetSeminars
Careers
Resources
FAQ
EE Times Network
Electronics Group Sites

Scan Testability Guidelines

Atmel Corporation

This document is intended to provide recommendations for designs where testability is achieved using scan methodology. These recommendations are useful to;

  • To avoid any need for delay lines for scan test purposes
  • To avoid balancing several clock trees between each other for scan purposes
  • To generate stable test vectors
  • To reduce the number of placement and routing iterations
  • To achieve 95% fault coverage

Click here for the full Application Note.

Home    Product of the Week    App Notes    Tech Notes    Newsletters   
Click here to get your listing up.

Copyright © 2003 ChipCenter-QuestLink
About ChipCenter-Questlink  Contact Us  Privacy Statement   Advertising Information  FAQ