INTRODUCTION

Within electronic design automation, logic verification has become the number one bottleneck as increasing design complexity results in an exponential rise in the verification time using traditional logic verification techniques. This situation is only exacerbated by the emerging trend toward system-on-chip (SoC) ASICs.

Click here for the full Application Note.

		Click here to get your listing up.