ChipCenter Questlink
SEARCH CHIPCENTER
Search Type:
Search for:




Knowledge Centers
Product Reviews
Data Sheets
Guides & Experts
News
International
Ask Us
Circuit Cellar Online
App Notes
NetSeminars
Careers
Resources
FAQ
EE Times Network
Electronics Group Sites

Application Note

Functional Verification Automation for IP
Bridging the Gap Between IP Developers and IP Integrators

Verisity

The development and integration of intellectual property (IP) in the form of large functional blocks or cores is an essential part of an increasing number of today's IC design strategies. Properly managed, the use of pre-designed, pre-verified IP blocks can cut man-months off of the design cycle, and provide opportunities for design reuse in future systems.

Click here for the full Application Note.

Home    Product of the Week    App Notes    Tech Notes    Newsletters   
Click here to get your listing up.

Copyright © 2003 ChipCenter-QuestLink
About ChipCenter-Questlink  Contact Us  Privacy Statement   Advertising Information  FAQ