|
||||||||||||||||||||||||||||||||||
|
|
||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||
|
|
Functional Verification Automation for IP Bridging the Gap Between IP Developers and IP Integrators Verisity The development and integration of intellectual property (IP) in the form of large functional blocks or cores is an essential part of an increasing number of today's IC design strategies. Properly managed, the use of pre-designed, pre-verified IP blocks can cut man-months off of the design cycle, and provide opportunities for design reuse in future systems. Click here for the full Application Note.
|
|||||||||||||||||||||||||||||||||
|
Copyright © 2003 ChipCenter-QuestLink About ChipCenter-Questlink |
||||||||||||||||||||||||||||||||||