One advantage of using Verilog is that the language has the ability to access any internal signal from any other hierarchical block without having to route it via the interface. VHDL does not allow this facility without defining signals in a global package and then referencing them in the hierarchical block in which they need to be used. This application note details the use of a facility that allows the same functionality as Verilog.

Click here for the full Application Note.

		Click here to get your listing up.