IBM's CMOS ASICs include embedded DRAMs. This document describes how to interface embedded DRAMs to edge-triggered logic. Provisions are made in these interfaces for IBM's component test requirements. For customers implementing built-in self test (BIST), additional interface logic is recommended. This document also serves as a specification for development of "wrapper" logic that simplifies interfaces to edge-triggered logic.

Click here for the full Application Note.

		Click here to get your listing up.