Application Note

Turning Algorithms into the Right Hardware Architectures for ASICs

by Cadence Design Systems

This paper describes the methodology for using Cadence signal processing worksystem (SPW) and Cadence hardware design system (HDS). SPW with HDS provides system level simulation, hardware architecture modeling, and efficient paths to synthesis and functional ASIC/IC verification for signal processing algorithms.

Click here for the full Application Note.

Home Product of the Week App Notes Tech Notes Newsletters


		Click here to get your listing up.