ChipCenter Questlink
SEARCH CHIPCENTER
Search Type:
Search for:




Knowledge Centers
Product Reviews
Data Sheets
Guides & Experts
News
International
Ask Us
Circuit Cellar Online
App Notes
NetSeminars
Careers
Resources
FAQ
EE Times Network
Electronics Group Sites

  Application Note

Formal Verification of Equivalence in DSM Design

Roger Hughes
Mentor Graphics

Equivalence checking is very important at the physical-layout end of the design flow used in deep submicron design. After placement and physical optimization, there remains a need to ensure that the functionality has not been compromised as a result of achieving timing closure.

Click here for the full Application Note.

Home    Product of the Week    App Notes    Tech Notes    Newsletters   

Click here to get your listing up.

Copyright © 2003 ChipCenter-QuestLink
About ChipCenter-Questlink  Contact Us  Privacy Statement   Advertising Information  FAQ