|
|||||||||||||||||||||||||||||||||||
|
|
|||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||
|
|
Formal Verification of Equivalence in DSM Design
Roger Hughes Equivalence checking is very important at the physical-layout end of the design flow used in deep submicron design. After placement and physical optimization, there remains a need to ensure that the functionality has not been compromised as a result of achieving timing closure.
|
||||||||||||||||||||||||||||||||||
|
Copyright © 2003 ChipCenter-QuestLink About ChipCenter-Questlink |
|||||||||||||||||||||||||||||||||||