ChipCenter Questlink
SEARCH CHIPCENTER
Search Type:
Search for:




Knowledge Centers
Product Reviews
Data Sheets
Guides & Experts
News
International
Ask Us
Circuit Cellar Online
App Notes
NetSeminars
Careers
Resources
FAQ
EE Times Network
Electronics Group Sites

  ASIC News

    Today's Features

Cadence Introduces Incisive Verification Platform (Product of the Week)
The heart of Cadence's unified Incisive top-down verification methodology is the transaction-level-based Functional Virtual Prototype (FVP). According to the company, the creation of transaction models takes a fraction of the time required for RTL descriptions, and the transaction models run about 100 times faster. In fact, the claim is made that the Incisive system and methodology can reduce total verification effort and time by a factor of two—a truly significant reduction in project cost.

    Product Reviews

Cadence Introduces Incisive Verification Platform (Product of the Week)
OpenAccess and Synopsys Working Together
IBM Pushes PowerPC Licensing

More Product Reviews

    Tech Notes

RTL Handoff by Reed Packer, AMI Semiconductor, Inc.

More Tech Notes

    Application Notes

Formal Verification of Equivalence in DSM Design by Roger Hughes, Mentor Graphics

More Application Notes

    News

Synplicity Enhances Prototyping Tool
MMIC Design Flow from Agilent
Mentor Unveils PCI Express Controller
Rambus Describes Redwood
ARM Works With Canesta
Cadence First Encounter Selected by TI
Synopsys Announces IP for PCI Express
Lightspeed Uses Sequence for Signal Integrity
ARM and Emuzed Team on Enhanced Functionality
Silterra Standardizes on Mentor's Calibre
Circuit Semantics Joins Synopsys in-Sync Program
Synopsys Adds AMBA Compliance Tool
AMD Selects Atrenta's SpyGlass
Ansoft Announces SIMPLORER
Agere and Accelerant Deliver Technology
InnoLogic Tools Validate Models for ST
Toshiba Selects CoWare
Mentor Calibre Files Available for 90 nm at UMC
Chartered Details Strategy
Verplex Equivalence Checking For Embedded Memories
Monterey Design Deployed TeraChip
Accelerated Technology and MCCI Announce USB Support
ARM Launches AMBA Compliance Program

ASIC News Archive

    Newsgroups

VHDL Sites
comp.lang.vhdl Newsgroup

Verilog Sites
comp.lang.verilog Newsgroup

    Resources

Company Newsletters
Check here for newsletters from companies across the industry.
Design Center Reference Library
This is your access point for lots of good information covering applications, design tools, consultants, intellectual property, trade shows, hot ICs, and standards.
Standards Watch
Here is your access point to the standards world.

Home    Product of the Week    App Notes    Tech Notes    Newsletters   

Murray Disman, the consulting editor for the Design Center's ASIC division, has been working as an analyst and market research consultant to the electronics industry for over 20 years. The editor welcomes your comments and suggestions. Please send them to mdisman@chipcenter.com

 
Click here to get your listing up.

Copyright © 2003 ChipCenter-QuestLink
About ChipCenter-Questlink  Contact Us  Privacy Statement   Advertising Information  FAQ