New Calibre Interactive Tool from Mentor
MONTEREY INTRODUCES SYSTEM-DRIVEN PHYSICAL DESIGN
Axis Announces Co-Verification Products
Magma Announces Blast Logic - New Product for Logic Designers
NUMERICAL TECHNOLOGIES AND SIMPLEX JOIN FORCES
TransEDA Debuts Verification Solutions DAC
Cadence Takes Mixed-Language Simulation To Next Level
0-In Develops Unique Assertion Guidance Technology
picoTurbo Announces picoPACK SOC Peripherals
Axis Systems' Technology Adopted by Major Companies
SANYO Licenses Java-enabled ARM Core
LSI Logic Licenses ARM926EJ-S Core
InTime Introduces DesignArena
Synplicity and Monterey Link Tools
Fujitsu Adopts Plato's NanoRoute
Three Companies LICENSE VERISITY'S e
BRIGHTCOM TECHNOLOGIES PURCHASES SPECMAN ELITE
UMC's ASICplus Program Chosen by Zucotto Wireless
Tensilica to Power Hughes SpacewayT Satellite Network
ARC licenses processor to RF Micro Devices for BLUETOOTHı chip set
VIRTUAL SILICON AND SILICON METRICS IN TECHNOLOGY AGREEMENT
Avant Introduces Star-Rail
Fujitsu Chips Lead Success of TRW's Astrolink Payload
Cadence Updates SPW
Synopsys Announces TSMC Support Test Solution
Synopsys' Power Compiler Added To Oki ASIC Design Kit
InTime Improves RTL Closure
BrightCom Technologies Purchases Verisity's Specman Elite
Agilent Incorporates Verplex Verification Solution
Copyright © 2003 ChipCenter-QuestLink