ChipCenter Questlink
SEARCH CHIPCENTER
Search Type:
Search for:




Knowledge Centers
Product Reviews
Data Sheets
Guides & Experts
News
International
Ask Us
Circuit Cellar Online
App Notes
NetSeminars
Careers
Resources
FAQ
EE Times Network
Electronics Group Sites

  News

AXYS Design and Adelante Technologies Partner

Mentor Graphics Delivers Seamless 4.2 Co-verification Environment

Synopsys Integrates VERA and VCS

Cadence Acquires Silicon Perspective

ARC's Scaleable Processor Technology Chosen by Sun Microsystems

Tensilica Decoder Receives Dolby Certification

Accelerated Technology and Tensilica Provide mITRON Support

Tensilica and CoWare Announce C-Based Support

Tensilica Processor Used by Avision

NEC to Adopt Sequence Toolset

MoSys Unveils Ultra-Low Power 1T-SRAM

Novas Receives Commitment from Sun Microsystems

MIPS Licenses 64-Bit Core to Wintegra

MIPS Selects Synopsys' PrimePower

Advanced Hardware Architectures Uses Cadence's SP&R

Denali Announces New I/O Solution

Oki Selects Avant!'s Nova-ExploreRTL

MoSys 1T-SRAM Macros Proven at TSMC

Cadence's SP&R in Toshiba's ASIC Design Flow

Avant! and Tower in Library Agreement

NurLogic and Get2Chip Launch Program

ARM Licenses Jazelle Software to SavaJe

PIXIM Uses ARM Technology

Industry Supports Intel's Verification Language

Neolinear Releases NeoCircuit v1.1

Power X Enlists Tality

Synopsys and Gain Technology Partner

IKOS Delivers Emulator to Alcatel

Virtual Silicon Announces Interface IP

Centillium Communications Licenses Magma's Blast Fusion

Morphics Deploys Monterey's Design Planner

Magma Signs Broadcom

Hitachi Standardizes on Mentor's Phase-Shift Software

Teradyne and Mentor Graphics Partner

SynTest Introduces DFT Software

0-In Signs National Semiconductor

Home    Product of the Week    App Notes    Tech Notes    Newsletters

Click here to get your listing up.

Copyright © 2003 ChipCenter-QuestLink
About ChipCenter-Questlink  Contact Us  Privacy Statement   Advertising Information  FAQ