ChipCenter Questlink
SEARCH CHIPCENTER
Search Type:
Search for:




Knowledge Centers
Product Reviews
Data Sheets
Guides & Experts
News
International
Ask Us
Circuit Cellar Online
App Notes
NetSeminars
Careers
Resources
FAQ
EE Times Network
Electronics Group Sites

Answer1


Circuit Cellar Online
THE MAGAZINE FOR COMPUTER APPLICATIONS
Circuit Cellar Online offers articles illustrating creative solutions
and unique applications through complete projects, practical
tutorials, and useful design techniques.

Archive

WHAT'S YOUR ENGINEERING QUOTIENT?

Test Your EQ

Problem 3Explain what "storage time" is in transistors.


Answer

Storage time is the time during which the transistor fails to respond to the trailing edge of a driving pulse. This happens because a lot of excess minority carriers are driven into the base region when the transistor is in saturation. The transistor cannot respond until this excess charge has been removed.

Because of this storage time, there is a lag in bringing a transistor out of saturation region to its linear operating region.

The storage time "ts" is indicated in the timing diagram shown below:

Contributor: Naveen P N

 

8-01 — NEXT Q&A


For questions or comments about
Test Your EQ, e-mail eq@circuitcellar.com
.
Click here to get your listing up.

Copyright © 2003 ChipCenter-QuestLink
About ChipCenter-Questlink  Contact Us  Privacy Statement   Advertising Information  FAQ