ChipCenter Questlink
SEARCH CHIPCENTER
Search Type:
Search for:




Knowledge Centers
Product Reviews
Data Sheets
Guides & Experts
News
International
Ask Us
Circuit Cellar Online
App Notes
NetSeminars
Careers
Resources
FAQ
EE Times Network
Electronics Group Sites

DIGITAL PROJECTORS  
Circuit Cellar Online
THE MAGAZINE FOR COMPUTER APPLICATIONS
Circuit Cellar Online offers articles illustrating creative solutions
and unique applications through complete projects, practical
tutorials, and useful design techniques.
RESOURCE PAGES
c50r40g4.gif (3024 bytes)
A Guide for Online Information About:

HyperTransport

by Brant Schroeder

Part: 1 2

In order to better understand what Hyper Transport technology is and why it is important, I have included a quick explanation about Peripheral Component Interconnect (PCI), the standard in computer component communication today.

Peripheral Component Interconnect was introduced by Intel in 1992 (the first version) and 1993 (Release 2.0). It supports up to 16 physical slots—an addressing limitation, which won't be reached because of the electrical limitation of 10 loads (which will typically amount to three or four plug-in PCI cards) residing on each PCI bus. PCs can have two or more PCI buses, so there can be six or more PCI cards per PC.

Thirty-two and 64-bit-wide bus implementations are defined. Sixty-four bit support uses an additional in-line connector (similar to the AT bus's extra connector). Thirty-two and 64-bit cards can be installed in 64- and 32-bit slots (and the other way around too—the cards and buses detect this and work properly). When a 64-bit card is installed in a 32-bit slot, the extra pins just overhang, without plugging into anything.

Implementations have a separate (from the processor's) clock, running at DC to 33 MHz (though usually at 33 MHz). Slowing down the bus's clock speed is needed to reduce PC power consumption when the PC is not being used. Because the bus is multiplexed (the same pins carry address and data), two bus cycles (one to send the address, the other to send the data) are required per 32- or 64-bit transfer. A burst mode is defined for reads and writes (though the 486 supports only read bursts), which allows any number of data cycles to follow a single address cycle.

A 32-bit, 33-MHz PCI bus implementation would have a nonburst peak transfer rate of 66 Mbps and a burst peak transfer rate of up to 132 Mbps. The 32-bit PCI has a typical sustained burst transfer rate of 80 Mbps—enough to handle 24-bit color at 30 frames per second (full-color, full-motion video).

ISA, EISA, and MCA buses can be driven by a PCI (using a bridge chip set), so non-PCI peripherals can be used in the same PC. Because PCI is not processor-specific (VL-bus is 486-specific), it can be used for other processors such as DEC's Alpha and the PowerPC (so Macintoshes can use PCI peripherals).

PCI cards have between 64 to 256 bytes of configuration memory. Sixteen bits are reserved for a vendor identification code (each vendor gets a unique number). Sixteen bits are reserved for a device identification (vendors assign a unique number to each of their products). The remainder of the first 64 bytes are reserved for future use. The rest of the memory is available for vendor-specific use.

PCI:

• Have a much faster transfer rate (both providing faster operation and leaving more bus time for other peripherals).
• Have lower-cost cards (e.g., because PCI is fast enough to transfer data from a LAN, and LAN adapter, to a PC's memory at full LAN speed, less buffer memory is needed on the LAN adapter).
• Supports plug and play.


For more information about Peripheral Component Interconnect (PCI), visit The PC Guide. This page contains a better explanation than mine and is more in-depth.

Currently by far the most popular local I/O bus, the Peripheral Component Interconnect (PCI) bus was developed by Intel and introduced in 1993. It is geared specifically to fifth- and sixth-generation systems, although the latest generation 486 motherboards use PCI as well.

For more on this article, please visit The PC Guide.



Now, I'll try to explain what Hyper Transport technology is. Hyper Transport technology, which is designed to let the chips inside of PCs as well as in networking and communications devices, communicate with each other up to 24 times faster than existing technology allows.

Hyper Transport technology is a new high-speed, high-performance point-to-point link for interconnecting integrated circuits on a motherboard. It can be significantly faster than a PCI bus for an equivalent number of pins. Hyper Transport was previously code named Lightning Data Transport, or LDT. Hyper Transport technology was invented by AMD and perfected with the help of several partners throughout the industry. It is primarily targeted for the IT and Telecomm industries, but any application where high-speed, low-latency, and scalability is necessary can potentially take advantage of Hyper Transport technology. Hyper Transport technology was invented to unleash the tremendous power of the AMD microprocessors. Hyper Transport is planned to bring the computation experience to a new level.

With this technology, engineers can design the link in each direction and decide the width of the bus and the clock rate of the system in order to deliver the desired bits and bytes needed.





HyperTransport was originally developed as a new input-output I/O method for multiprocessor servers based on AMD chips and code named Lightning Data Transport (LDT). AMD's HyperTransport looks set to replace the present PCI bus inside PCs. The first implementation of HyperTransport will offer a peak data rate of 6.4 Gbps, and the technology is up to 24 times faster than the current PCI bus. PCI offers data rates of 266 Mbps. HyperTransport is designed to be compatible with current operating systems and applications so none of your operating systems or driver software has to be changed.

For more on this article, please visit A1 Electronics.




I am always looking for more material about interesting subjects. If you would like to share information about robotics or see a Resource Page on a particular topic, contact me,
Brant Schroeder.


Circuit Cellar provides up to date information for engineers, www.circuitcellar.com for more information and additional articles.
©Circuit Cellar, the Magazine for Computer Applications. Posted with permission. For subscription information, call (860) 875-2199 or e-mail subscribe@circuitcellar.com

 

Click here to get your listing up.

Copyright © 2003 ChipCenter-QuestLink
About ChipCenter-Questlink  Contact Us  Privacy Statement   Advertising Information  FAQ