ChipCenter Questlink
SEARCH CHIPCENTER
Search Type:
Search for:




Knowledge Centers
Product Reviews
Data Sheets
Guides & Experts
News
International
Ask Us
Circuit Cellar Online
App Notes
NetSeminars
Careers
Resources
FAQ
EE Times Network
Electronics Group Sites

THE ETHERNET DEVELOPMENT BOARD


Circuit Cellar Online
THE MAGAZINE FOR COMPUTER APPLICATIONS
Circuit Cellar Online offers articles illustrating creative solutions
and unique applications through complete projects, practical
tutorials, and useful design techniques.

THE ETHERNET DEVELOPMENT BOARD

Lessons from the Trenches Part 2: The Software and Firmware Exposed
by Fred Eady

Start ý The Basics ý Registers ý Bus Interface Registers ý Status and Control Registers ý InitChip ý Initiate Transmit Registers ý Address Filter Registers ý Receive and Transmit Frame Locations ý CS8900A-CQ Transmit and Receive Operations ý The Next Read ý Broadcast ý ARP ý No Cheating ý Tiger Woodsý Putter ý Whatýs the Point? ý And It Programs, Too! ý Sources and PDF

STATUS AND CONTROL REGISTERS

These registers are subdivided into two groupsýconfiguration and control registers and status and event registers. Configuration and control registers determine how frames are transmitted and received. In addition, configuration and control registers determine which frames will be sent and received and which events will cause an interrupt to be sent to the PIC16F877.

The Ethernet development board uses many of the configuration and control registers early in the code to set up various areas that deal with receive and transmit functions. For instance, in Listing 6 the InitChip routine uses definitions from the ppageRxCFG and ppageTxCFG to generate an interrupt when:

ý a frame is received with no errors (RXCFG_RX_OK_IE)
ý a packet is completely transmitted (TXCFG_TX_OK_IE)
ý a late (out-of-window) collision occurs (TXCFG_OUT_WIN_IE)
ý a transmission takes longer than 26 ms (TXCFG_JABBER_IE)
ý a collision or number of collisions occur (TXCFG_ALL_IE bit 0x0B)
ý sixteen collisions occur (TXCFG_16_COLL_IE)

If you take apart the control register (ppageRxCTL), you find that:

ý The CS8900A-CQ accepts frames with correct CRC and length only (RXCTL_RX_OK_A).
ý The Destination Address in the packet header must match the IA address found in the ppageIA (RXCTL_IND_A) register.
ý Broadcast frames with a destination address of FFFFFFFFFFFF hexadecimal are accepted (RXCTL_BCAST_A).

PREVIOUSNEXT


Circuit Cellar provides up-to-date information for engineers. Visit www.circuitcellar.com for more information and additional articles.
For subscription information, call (860) 875-2199, subscribe@circuitcellar.com or subscribe online. ýCircuit Cellar, the Magazine for Computer Applications. Posted with permission.
Click here to get your listing up.

Copyright © 2003 ChipCenter-QuestLink
About ChipCenter-Questlink  Contact Us  Privacy Statement   Advertising Information  FAQ