|
 |
Virtex Reaches $2 billion Milestone
by
Murray Disman
Virtex, which really consists of five different product families, has been Xilinx's flagship product series for some five years. Virtex was first introduced in October 1998 using a 0.22 µm process, and shipments of this family reached $25 million in August 1999. This was followed with the introduction of the 0.18 µm Virtex E in September 1999. Virtex EM, a limited family with increased embedded memory, was introduced after Virtex E. The company was able to report total Virtex shipments of $100 million in February 2000.
Straightforward DDR SDRAM Connection to FPGAs Using IP
by
Ed Clarke, Altera Europe
Double Data Rate (DDR) SDRAM is now the most popular memory type for designers of embedded applications needing large amounts of low-cost, high-performance memory. Thanks to widespread adoption by the PC industry, and improved long-term availability over SDR SDRAM, it also makes good commercial sense for use in today's applications.
 Lattice Spins 10-Gbit Transceiver Chip
Opinion : Archive
Virtex Reaches $2 billion Milestone
Actel Unveils Military ProASICs
Altera Introduces Stratix Nios Kit
Lattice Adds to ispXPLD Family
Actel Enhances Design Tools
LSI Logic Extends RapidChip
Hier Design Releases FPGA Floor Planner
Mentor Announces HyperLynx RocketIO Design Kit
QuickLogic Announces System Analyzer
Altera Unveils HardCopy for Stratix
Reviews : Archive
Straightforward DDR SDRAM Connection to FPGAs Using IP
by
Ed Clarke, Altera Europe
Double Data Rate (DDR) SDRAM is now the most popular memory type for designers of embedded applications needing large amounts of low-cost, high-performance memory. Thanks to widespread adoption by the PC industry, and improved long-term availability over SDR SDRAM, it also makes good commercial sense for use in today's applications.
Advantages of the Embedded DPA Circuitry in Stratix GX Devices
by
Altera, Inc.
Technical Notes : Archive
ORT42G5 and ORT82G5 High-Speed Backplane Measurements
by
Lattice Semiconductor Corp.
Synthesizable 400 Mbits/s DDR SDRAM Controller
by
Lakshmi Gopalakrishnan, Xilinx, Inc.
Application Notes : Archive
The Benefits of FPAA Technology for Implementing Analog Designs by Suhel Dhanani, Anadigm
Analog design implementation has never been a science. In most cases, it remains an art that depends on the type, value, and tolerances of the components or silicon used for the implementation. Because of this, analog designers have missed out on the huge productivity gains brought to the digital realm by the abstraction in software of circuit designs to ever higher levels of functionality. There have been some attempts to introduce the analog equivalent of the FPGA, thus separating the design and implementation of analog designs and allowing for higher designer productivity. However, until now, there did not exist a cohesive analog programmable solution—stitching together the design software, the circuit abstraction blocks (I.P. modules), and the silicon platform to provide a comprehensive solution.
Spartan-3 on 90 nm - Product of the Week
Xilinx first announced that it was sampling a new family made on a 90 nm process about two weeks ago. It has now identified the new family as the Spartan-3 series.
• More Product Reviews
Spartan-3 on 90 nm - Product of the Week
TSMC Claims 130 nm Lead
Lattice Claims Programmable SerDes Leadership
• More Product Reviews
The Benefits of FPAA Technology for Implementing Analog Designs by Suhel Dhanani, Anadigm
• More Tech Notes
In-Circuit Partial Reconfiguration of RocketIO Attributes
Xilinx, Inc.
This application note describes in-circuit partial reconfiguration of RocketIO transceiver attributes using the Virtex-II Pro internal configuration access port (ICAP). The solution uses a Virtex-II Pro device with an IBM PowerPC 405 (PPC405) processor to perform a partial reconfiguration of the RocketIO multi-gigabit transceivers (MGTs) pre-emphasis and differential swing control attributes.
• More Application Notes
FPGA Sites
comp.arch.fpga Newsgroup
VHDL Sites
comp.lang.vhdl Newsgroup
Verilog Sites
comp.lang.verilog Newsgroup
Company Newsletters: Check here for newsletters from companies across the industry.
Standards Watch: Check here for news on proposed standards from IEEE, IEC, etc., and ad hoc industry groups.
WebScans: Unedited product and business bulletins from companies involved in programmable logic. Webscans are indexed by issue date and company.
FPGA/CPLD Design Tools: Descriptions, demos, and links to EDA software for PLD design.
IP Yellow Pages: Access information on over 1500 reuse blocks on both ASIC and PLD technologies from 114 providers.
Programmable Logic News & Views: Find out about the number one newsletter on Programmable Logic.
Programmable Logic Jump Station: Find thousands of links to mission-critical PLD information.
Home Product of the Week App Notes Tech Notes PLD EDA Tools Analog DSP EDA Embedded
Systems Power Test
Murray Disman, the consulting editor for the Design Center's PLD division, has been working as an analyst and market research consultant to the electronics industry for over 20 years. The editor welcomes your comments and suggestions. Please send them to mdisman@chipcenter.com.
|
|
