ChipCenter Questlink
SEARCH CHIPCENTER
Search Type:
Search for:




Knowledge Centers
Product Reviews
Data Sheets
Guides & Experts
News
International
Ask Us
Circuit Cellar Online
App Notes
NetSeminars
Careers
Resources
FAQ
EE Times Network
Electronics Group Sites


Solidification ý Static Functional Verification with Solidify

By Graham Bell
Marketing Director,
HDAC, Inc.

Experts in HDL design and verification formed HDAC in 1997 to create innovative high-performance design automation software. Its first product, Solidify, is an interactive, easy-to-use design tool for static functional verification. RTL designers, architects, and validation engineers use Solidify to verify that the blocks in their design comply with their specifications. Solidifyýs static approach uses no vectors, and employs an exhaustive analysis method that is guaranteed 100% for any verified behavior. Besides RTL verification, Solidify detects inconsistencies in functional specifications, and includes static coverage technology for verification assurance. In one tool, Solidify offers designers an alternative to test vector generation, functional simulation, and code coverage.

Click here to view the entire tech note in PDF format.
Click here to get your listing up.

Copyright © 2003 ChipCenter-QuestLink
About ChipCenter-Questlink  Contact Us  Privacy Statement   Advertising Information  FAQ