|
||||||||||||||||||||||||||||||||||||
|
|
||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||
|
|
Maximizing Embedded System Performance in the Era of Programmable Logic Embedded Applications Engineer, Altera Corp. Introduction The advent of programmable logic microprocessor cores has created new opportunities to optimize the performance of embedded systems. Traditional methods of increasing system performance include purchasing a faster speed grade device, using the next class of microprocessor with higher Dhrystone performance, or coding critical sections in assembly language. These are still viable options for standard embedded systems or embedded systems using programmable logic. However, with programmable logic, new options are available to the system designer, including changing the system architecture, adding simultaneous multi-mastering capabilities, or coding critical sections in hardware as a custom instruction. This article will explore several methods of design optimization of an embedded system implemented in programmable logic, along with the costs and benefits associated with each. Click here to read the complete article (120k).
|
|||||||||||||||||||||||||||||||||||
|
Copyright © 2003 ChipCenter-QuestLink About ChipCenter-Questlink |
||||||||||||||||||||||||||||||||||||